Quantcast
Channel: Data converters
Browsing all 88801 articles
Browse latest View live

Forum Post: RE: look for the right ADC

Hi,I do not know what the 5-6k interface board is.  Would you please explain?   You are posting in the forum for high-speed data converters, where we have many EVMs that can handle a 25MHz sample rate...

View Article


Forum Post: ADS62C17's power supply deploy

Hi, everyone;We have a PCB which has three ADS62C17 ADC and some other analog and digital IC on it.My question is: to achieve the best ENOB performance, do we need deploy one LDO for each ADS62C17? On...

View Article


Forum Post: RE: in AIC3204 what is the difference between Digital Volume...

i know it but  you did not answer my question difference between PGA and digital volume

View Article

Forum Post: RE: VU meter with PCM3070

 You could try using a Digital Peak detector. The output of the digital peak detector will be the Vu meter reading.  If desired, a low pass filter can be placed in front of the Digital Peak detector....

View Article

Forum Post: RE: Huge Noise Using Digital biquad filter banks

yeah true thats corrected and it was fine i tried to get the filter response by loop back ADC-DAC but that was not that much sharp as it is only 2nd order butterworth buth in other threads i was asking...

View Article


Image may be NSFW.
Clik here to view.

Forum Post: Can you provide a sample code for (LMP90100+3-wire RTD) ?

Dear TI engineerI  made a RTD board that support two 3-wire RTDs.The schematic is as follows.The Vcc is 3.3[v]. And SPI  works normally.The IB1 current is 1mA.I checked the voltage( between terminal-1...

View Article

Forum Post: RE: Design of 10th order IIR Biquad Filter on AIC3204

Hi Daram This is how we normalize our Matlab filters vales that we send to the DSP.[Bt, At] = mkfltr(T, Fs); Filter function – for example [Bt, At] = butter(2, 2*fc/Fs);% The miniDSPs  use a 1.23...

View Article

Forum Post: RE: PCM1795 How to change DSD Mode to PCM Mode

Hi, Don-san,Thank you for your cooperation quickly.We also thought that because it is not a the recommended usage, it is difficult to expect the failure.We will inform your opinion to our...

View Article


Forum Post: RE: DRDY pin not going low in ADS1232

Corrected.PDWN was driven by Microcontroller, and incidentally the pin on this port was not working. Changed it to a different pin on Micro Controller, and able to see some data.Thanks.

View Article


Forum Post: RE: THS5651A- Help/Question for layout signals.

Regarding the clock levels, I decided not to add the buffer or outside clock generation just because I had as goal to use as few components as possible, I have hereSN74LVC2G07DBVR but looking a inputs...

View Article

Forum Post: RE: DAC3484 Questions Part 2

 KH, thanks again for your help.As I understood the DACCLK depends on the interpolation, because the interpolation multiplies the number of sample points. So it means if I had 200MSPS, after x2...

View Article

Forum Post: FPGA DAC ADC loop hardware

Hi! I had defined to create a DAC to ADC but I may have to re-think the topology.The real problem I have may be clock generation as distribution, I was planning to create the clock within the FPGA and...

View Article

Forum Post: RE: Ask TVP5158 industrial grade product life time

Rex,Thank you for bringing this topic up.  The entire TVP5158 family has been moved to Not Recommended for New Design (NRND).  NRND is used at Texas Instruments (TI) when their is an identified high...

View Article


Forum Post: RE: Facing Some Problem in ADS1278 while Reading multiple Channel

Mr Hegde -I am not sure I understand your question, but I will try to explain a little further.Table 8 (from the d/s) and your previous post, shows the maximum datarates that are achievable by the ADC....

View Article

Forum Post: RE: ADS1278EVM-PDK / ADC PRO

The link on the ADCPro product folder downloads an installer which will install the Launcher application and the LabVIEW Runtime Engine since this is a requirement for all LabVIEW programs.  When the...

View Article


Forum Post: RE: FPGA DAC ADC loop hardware

Hi Pedro,You're definitely better off using a dedicated clocking solution to clock your FPGA, ADC, and DAC. The "right" part will depend on how many outputs you need, the frequency range and required...

View Article

Forum Post: RE: ADS62C17's power supply deploy

Hi Donald,The AVDD supply is the analog supply for the chip and the DRVDD is the digital supply. The analog supply is the critical supply for noise performance and should be separate from the digital...

View Article


Forum Post: RE: TLV320DAC3120 Speaker Amp Problem

Please make sure that P1R38, bit D7 is set to 1 and that the gain is set to 0dB (for example: P1R38 = 0x80).P1R42, bit D2 must be set to 1 (default = 0, mute).P1R35, bit D7-D6 must be set to 01. 

View Article

Forum Post: RE: AIC34_Register14_bits6and3.

Hi Mushtaq,The only time these bits need to be programmed is if you are using the headphone detect feature with a given output (in your case HPLCOM/HPRCOM). These bits will set the Mic Detect...

View Article

Forum Post: RE: ADS131E08 gets stuck

Greg,Do you have any suggestion? Or any other information you need? The thing is this issue occurs on both my designed board and the combination of ADS131E08 and LM3S9D96 demo boards.Thanks,Ming

View Article
Browsing all 88801 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>