Quantcast
Channel: Data converters
Browsing all 88325 articles
Browse latest View live

Forum Post: RE: AIC34_CODEC_CLKIN_MUX.

Hi:In Step 1 above, the sub-stepCLKOUT_IN_A=CLKDIV_IN_Ais incorrect. It should readCLKOUT_IN_A=PLL_OUT.Thanks a lot!Cheers,Mushtaq

View Article


Forum Post: RE: ADS 8345 interface with LM3s6965 Help!

Thanks for the reply!Don't worry about it! I'm using the Evaluation Module EK-LM3S6965 and ADS8344EVM. I nedded  connect some cables, they are; CS, DIN, DOUT, CLK, and GND. It's easy! The configuration...

View Article


Forum Post: DAC5687 in pll mode

hi  can I use plllock as clock in pll mode, if yes how I can do this because I set all registers as in datasheet  but always plllock =1 please help me 

View Article

Forum Post: RE: DAC7718, single supply mode, unable to output 0V within 1LSB

I'm making the measurements with Agilent's 34410A 6.5 digit multimeter (last calibrated in June 2013)...through a 1k resistor! Oops. Looks like I forgot to take into account the current draw of my...

View Article

Forum Post: RE: ADS42JB49 about OVERRANGE INDICATION

Hello Tommy-san,Thank you very much for the prompt reply !I feel relieved.Best regardsSugiyama

View Article


Forum Post: ADS5407 output data clock sharing

Hello. two questions.1. If I want to only use one pair of two output data clocks (pin H2/H1 and G2/G1) for both bus A and bus B, the only way is to clear the bit D3 or D4 of the register through SPI to...

View Article

Forum Post: RE: ADS1299-EEG-FE on Windows 8 64Bit.

Thank you for the tip Maciej.The MMB0-VISA driver installed correctly from the device manager this time and the board is up and running.Regards,Louis

View Article

Forum Post: RE: DAC3484 Revision D

Rev D design package attached.

View Article


Forum Post: RE: TVP5151 problem on s1d13515

I use tvp5151 expamle1 to output BT656 format with embedded syncs.

View Article


Forum Post: Explain about ads1232 internal and external clock

I am now using weighing scale how  to we select 10SPS and 80SPS in the clock(External or internal)

View Article

Forum Post: RE: SPI Clock Baudrate for ADS1148

Thank you Bob.In data sheet, on page no; 12, it is showing that 500 ns is the min SCLK and 64 Convertions is the max SCLK.So from my understand, 500ns (i.e 2M Hz) is the minimum. And what is the...

View Article

Forum Post: RE: TLV320AIC3256EVM-U Sample Rate/Firmware Issues

I tried the steps above with bad results. I opened the EVM software. The USB LED was green and firmware version was 2.04. The I2C address is 0x30 which is different that the doc shows.I went to Tools...

View Article

Forum Post: RE: LM97600 Analog differential input voltage range of Absolute...

Hi RyujiUnfortunately the designer has been out of office on vacation and will not return until next week.If you need to communicate with your customer before next week, please use the guidance that...

View Article


Forum Post: Using the ADS4449EVM with the ADC-FMC Adapter

I wanted to connect my brand new ADS4449EVM to a Kintex FPGA through the ADC-FMC adapter supplied by Ti. Imagine my chagrin to find that the EVM QSH connector has large brass alignment posts that...

View Article

Forum Post: RE: AIC3254 Acoustic Echo Cancellation, miniDsp

hi,can i have a link for download AIC3254_AEC_32_1 example file...I have PPS 5.95 build1 rev 28655 and i can't found this fileThankyouGiorgio

View Article


Forum Post: RE: ADS42xx/58C28EVM spi communication from fpga does not seem to...

Hi, Please follow my instruction at the link below. You can find it the information at the end of this posting. After plugging in with mini-USB cable to your PC, hit "Reset USB" multiple...

View Article

Forum Post: RE: TVP5151 problem on s1d13515

Please make oscilloscope captures on both sides of R111.Remove R111 and make a third capture of the direct output of the TVPBR,Steve

View Article


Forum Post: RE: DAC7718, single supply mode, unable to output 0V within 1LSB

Hi Brian,There should not be any damage to the device if excess current is drawn from the analog outputs. Figures 84 and 85 show the source/sink current to output voltage relationship. The clamp begins...

View Article

Forum Post: RE: ADS1606 EVM can't change buffer level

Sorry I made a mistake, let me clarify. DRDY is performing fine...I set the FIFO buffer level 8, and I toggled the read line 8 times but the frequency of the DRDY is the same as if the FIFO is not even...

View Article

Forum Post: RE: Needed: HDL model for ADS6445

Hi,if you are asking for a behavioral model of the device, then no we no not have that available for this device.  We just have IBIS models of the IO pins for board level modeling.Regards,Richard P.

View Article
Browsing all 88325 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>