Hi Everett Everett, Now SCLK is idling high, which will not work at all. SCLK needs to idle low, and you need to capture data on the falling edge of SCLK. You previously had the SCLK polarity correct Are you monitoring the dedicated DRDY pin, or the combined DOUT/DRDY pin? Please check the dedicated DRDY pin only in the test I previously described, you do not need to monitor DOUT/DRDY -Bryan
↧