Part Number: ADC3562 Tool/software: Hi, The datasheet of ADC3562 show the following timing chart in "8.5.2 Configuration using the SPI interface". Where, the figure shows that SCLK is low before starting a serial packet on SPI with activating SEN (Low active) - SCLK is low between the serial data packets on SPI. Question : 1. Can users set SCLK to high between the packets as showing in below? 2. Then, Is there any requirement for hold time between SCLK and SEN as shown in above? 3. In the above figure, the first down edge of SCLK can be before the down edge of SEN or after the down edge of SEN? Best Regards, Taki
↧