Part Number: DAC5662A Hello TI, My customer developed display equipment and they found there is a ghost issue on Video output as below picture. You can see the adding line on right side of rectangle in Red circle. And they suspect this issue came from Delay of data. Video Pass: PC -> (HDMI) -> FPGA (12-bit parallel input) -> DAC5662A -> OPAMP (MAX4304) - > Panel Please take a look below captures. MAX4304 amplifies 5x and it makes delay compare to DAC output. - Question1. Is Yellow line (IOUTA1 of DAC5662A ) in spec as datasheet of DAC5662 ? Is there a way to reduce timing of rising edge and falling edge? - Question2. Please help to review attached schematic (DAC + OPAMP) and recommend faster TI’s OPAMP than MAX4304. It seems MAX4304 makes about 10nsec delay in datasheet. (Please visit the site to view this file) Yellow: IOUTA1 of DAC5662A Green: LCOS_VID2 for Display Panel (MAX4304 output) Magenta: 120MHz Clock IN for Display Panel Best regards, Shaka
↧
Forum Post: DAC5662A: How to reduce delay time?
↧
Forum Post: RE: TLV320ADC3101: Question of TLV320ADC3101 Settings for DMIC Input to TDM Output
Hello Diego, Thanks a lot. May we have tips of PLL configuration for the following configuration? BCK = 32 * 2 *8K MCK = 256 * 8K; Thank you and Best regards, Wayne Chen 06/12/2018
↧
↧
Forum Post: AMC6821: Simpler version of AMC6821
Part Number: AMC6821 Hi Team, My customer needs the FAN-FAULT function of this device but doesn't need the rest. Do we have any device that provides only FAN-FAULT function? Thanks! Roy Hsu
↧
Forum Post: DAC8775: DAC8775 power supply
Part Number: DAC8775 Hi team, In the DAC8775 datasheet figure 137, the power supply recommended with external supplies is +12V. But upper in the document, the minimal voltage is +12V. We have on our design a power supply of +12V +/-3%. Can we power the DAC with +12V +/-3% without problem? Or under +12V the DAC lose some accuracy? Thanks for your help. Best Regards. Olivier
↧
Forum Post: TLV320DAC3100: Test for Detection of Open Loads
Part Number: TLV320DAC3100 Hi Team, There is application note of " TLV320DAC3100 Test for Detection of Open Loads". Could you tell me specification (rated voltage, allowable ripple current, etc) of 220uF capacitor that is required? http://www.ti.com/lit/an/slaa540b/slaa540b.pdf Best Regards, Yaita / Japan disty
↧
↧
Forum Post: TSW14J56EVM: Data Capture Card Alternatives
Part Number: TSW14J56EVM Is there any data capture card (evaluation module), other than TSW14J56EVM , that is compatible with JESD204B interface?
↧
Forum Post: LM96000: Does LM96000 support PECI3.0 interface?
Part Number: LM96000 Hi Team, We are looking for a suitable solution to replace NCT7491RQR2G. Seems LM96000 is very similar with this competitor, but customer ask for PECI3.0 interface support. Please kindly suggest the replacement which has PECI3.0 interface, and similar with NCT7491RQR2G. Spec requirement: 3PWM 3TACH 2Remote Diode Sensor+1Local Sensor. Thanks
↧
Forum Post: PCM1754: Noise problem of PCM 1754
Part Number: PCM1754 Dear TI FAE I use PCM1754 for DAC in my projector model, but there is some noise output from 7 pin. here is my schematics: PCM1754 configuration as follows: FMT = HIGH，DEMP = LOW，Mute = LOW； And my audio format is 16k samples,16 bit per sample, 2 channel. when i send zero data to 1754 with I2S bus,as follows: the pcm1754 output noise(Oscilloscope probe in DAC_VO，show in schematics above),as follows: zoom in as follows: Could you please help to check ASAP ? Thanks and best regards.
↧
Forum Post: ADS7946: Low SCLK rate
Part Number: ADS7946 Hi, I've got the ADS7946EVAL PDK set. So far It performs very well. But, paying attention on the ADCPro (either v1x and 2x) with ADS7946 plugin shows that the clock is set to 50MHz. I've tapped the SCLK signal and the osciloscope shows indeed 50MHz SCLK. This would be of no issue, BUT, the datasheet states that the MAX SCLK is 40MHz !. Thus my surprise. Checking on the parameters of Min High Time and Min Low time for SCLK (8ns + 8ns), it would appear to yield 16ns approx 62.5MHz, If I were to considering rise and fall times of around 2ns, then it would be in the 20ns tclkmin = 50MHz that would match what It is measured and stated by ADCPro ... BUT, that is not what it is stated on the Datasheet (40MHz). May I ask you whether it is a bug on the ADCPro or the MAX SCLK should be changed to 50MHz on the datasheet or was it just a tweak on the PDK to achieve a longer tacq and thus reducing the requirements of the driving Opamp and meet the datasheet specs? Thank you in advance for your time on this matter. br Gabriel
↧
↧
Forum Post: PGA302: Mass production tool
Part Number: PGA302 Hello Scott, You mentioned before " There is a mass production tool in development for the PGA302 , however it will not be completed for some time. Most likely near the end of 2Q18. Is it released? would you please update schedule for mass production tool for the PGA302 ? Thank you.
↧
Forum Post: ADS1299: Differential input impedance measurement
Part Number: ADS1299 Hello, We are trying to measure electrode impedance on a differential input channel (for ECG). The excitation signal should be AC (generated internally) with a frequency of 31.2 Hz and an amplitude of 6 uA. Reading through discussions on this forum, I understood that I can enable LOFF_SENSP and LOFF_SENSN switches (page 30 from ADS1299 datasheet) and measure the resulting voltage. The scenario, according to me, is the following: A current will start flowing from the source on the right, go through the impedance Z and return to ground through the left source. What I'm not sure about this approach is that, by enabling both current sources, there will a conflict between them, since the sources are in series and their currents differ (considering the 20 % source tolerance). Is this a valid method of measuring impedance on differential inputs ? If it is, did I make any mistakes in the explanation above ? Thank you !
↧
Forum Post: RE: PGA411-Q1: Position Sensor for a gears'tooth with no delay
Thank You Clancy I will investigate on that and will let you know asap BR, Antonio
↧
Forum Post: RE: ADS1292ECG-FE: PC software source code
Hello Alex, I've received the files, exactly what I asked. Thank you very much for your support, it helped a lot. Best regards, Sanda Paturca
↧
↧
Forum Post: RE: ADS7946: Low SCLK rate
Gabriel, Welcome to the TI E2E Forum!! The ADS7946 should not be operated beyond its Max SCLK freq of 40MHz. This does look like a bug with the default settings in the ADS7946 plugin in ADCPro . Regards, Sandeep
↧
Forum Post: RE: ADS7946: Low SCLK rate
Hello Sandeep, Thanks for the quick reply. With regards of the default settings, unfortunately I cannot change the Clock, I can change the sampling frequency, but not the SCLK Freq. Even the documentation of the PDK shows the 50MHz on the screenshots. In my current project I have to decide whether using 50MHz or 40MHz SCLK, based on your comments I would have to set it to 40MHz, unfortunately I cannot simulate/test with current HW (PDK) my target scenario. Any chance to have a corrected version of the ADS7946 's ADCPro plugin any time soon? Thank you again Gabriel
↧
Forum Post: RE: ADS7924: Problem in reading values
Duplicate thread. This query is answered with e2e.ti.com/.../692854
↧
Forum Post: RE: ADS1298: ADS1298 Daisy Chain or Cascaded
Dear Alex, Thank you very much for your continuous support. What is the possible input for CLCKSEL, RLDIN, RLDREF pins?? If on the RLDINV pin of say ADS1294R is shorted to the RLDINV pin of the ads1298 , are the rest of the RLD pins (RLDIN, RLDREF and RLDOUT) pins of the ads1294r floating inputs with no connection at all? Internal respiration circutary with internal clock (RESP_CTRL = 10b): First question; is the respiration clock generator the same to the ads1294R internal clock generator?? Second , for cascade connection external clock source is inevitable. And hence the internal clock seems inactive. In this configuration, does the internal respiration clock generator inactive too? Is it a must that the GPIO pins should be configured to as a clock input for respiration?? Kind regards!!
↧
↧
Forum Post: RE: TSW14J56EVM: Data Capture Card Alternatives
Derek, There is a new version of this board, called the TSW14J57EVM and an older version called the TSW14J50EVM . The TSW14J57 is compatible with JESD204C and costs more than the TSW14J56. The TSW14J50 is a low cost solution but with less performance. See more details regarding these boards on the TI website. Regards, Jim
↧
Forum Post: RE: ADS54J60: Missing Filter coefficient in datasheets
Layne, I will request this from the design team but not sure if it will be available. May I ask what you plan on doing with this information? Regards, Jim
↧
Forum Post: RE: ADS8328: Reading CFR and data.
How are you progressing here Oleg?
↧