Quantcast
Channel: Data converters
Browsing all 91391 articles
Browse latest View live
↧

Forum Post: DAC8775: Typical and minimum value of package height

Part Number: DAC8775 Hi team, Do we have the mechanical data for the following customer question? Customer question: What is the typical and minimum value of the package height? The datasheet only...

View Article


Forum Post: ADS1278: Code example

Part Number: ADS1278 Hi, I am looking for example code on how to operate the 24-bit ADC ( ADS1278 , 1274). Specifically, I'm trying to see how to establish spi comms. I think that I have to use /DRDY...

View Article


Forum Post: RE: ADS8638: channel sequencing in manual mode

Hi Dale, OK, here are some scope plots. My control software is sending 3 commands, one after each other in this sequence (with a 1 second delay in between each one). AdcData1 =...

View Article

Forum Post: RE: DAC39J84EVM: Missing EVM GUI software for DAC3xJ8xEVM

Bill, The software can be found under the device ( DAC39J84 ) product folder on the TI website. For some reason, the GUI was removed from the EVM product folder but this will be corrected. Sorry for...

View Article

Forum Post: RE: ADS131E08EVM-PDK: Not able to see correct ADC input on...

Hi Joseph, Yes we checked the analog input on oscilloscope also. In our case our AVDD is 2.5V and AVSS is -2.5V so ideally Common mode voltage should be zero , am I correct or wrong? And we are giving...

View Article


Forum Post: RE: ADC12DJ3200EVM: ADC12DJ3200EVM

Amnon, The firmware can be downloaded from the following link: Regards, Jim

View Article

Forum Post: RE: ADS1218: Query regarding the External clock

Hi Tom, Thanks for the response! It is understood that the maximum limit for amplitude of external clock is DVdd/AVdd + 0.3V. Could you please let me know the lower limit of the amplitude of the...

View Article

Forum Post: RE: ADC12DJ3200EVM: ADC12DJ3200EVM

Thanks Jim

View Article


Forum Post: DAC7760: Can I use two DAC7760 on dual single +-V_SUP supply...

Part Number: DAC7760 My intention is to use two DAC7760 on the same SPI line. I saw the reference design which suggested me to use TPS7A49 for +VCC and -VEE for DAC, which I did. I have gone through...

View Article


Forum Post: TSW14J56EVM: Specifications of external trigger signal

Part Number: TSW14J56EVM Dear all, Hi. According to the TSW14J56EVM user guide, the external trigger signal (TRIG_IN) is an " Adjustable level CMOS trigger input. Default level is 1.8 V". May I ask for...

View Article

Forum Post: ADS7953: Misssing Codes

Part Number: ADS7953 Hi Team, I'm using an ADS7953SRHBT in this design. In general, the results are correct for every converted channel, it's just that the ADC seems to get stuck on certian codes. The...

View Article

Forum Post: RE: ADS7223: CID in full clock mode

Hi Ryan, it is pseudo diffetential input mode andnthebchannelsnswlxted manually. We would like to know if switchong the channels has happened. Thanks Lutz

View Article

Forum Post: RE: ADS8638: data invalid for first couple of reads, then OK

Hi Dale, OK, thanks for the clarification. The first 2 cycles only gave a code of 0 hex. After that, it was fine. I connected a DC level to channel 0, and those first 2 reads now contain what looks...

View Article


Forum Post: RE: ADS8638: data invalid for first couple of reads, then OK

I forgot to ask - is the default channel sequencing mode at power up "auto" or "manual"? And if we are in "manual" mode, based on what you have written above, am I correct in thinking that if we want...

View Article

Forum Post: RE: TSW14J56EVM: Specifications of external trigger signal

Fernando, The external trigger uses a voltage level translator for the signal the is routed to the FPGA. The input side of this device has an adjustable voltage that allows the device to operate with...

View Article


Forum Post: RE: DAC38J84: 4 independent outputs

Hi Kang, thanks, but the concerns is more related to the capability of the memory to send data. In the feature of the TSW14J56EVM I can read "Quarter rate DDR3 controllers supporting up to 800MHz DDR3...

View Article

Forum Post: RE: DAC38J84: 4 independent outputs

Domenyko, The HSDC PRO load the playback pattern into the TSW14J56 memory (or DDR) and the pattern gets played back repeatedly. All the clocking and the gear box ratio are handled within the firmware...

View Article


Forum Post: RE: DAC7760: Can I use two DAC7760 on dual single +-V_SUP supply...

Hi Viraj, The maximum input current will occur when Vout is shorted to ground and the short circuit output current is limited to 30mA (typ). There will be some additional supply current for the device...

View Article

Forum Post: RE: AFE5818EVM: connect with TSW1405 for simultaneous 8 channel...

Hi Kiran, How are you? Thanks for using AFE5818EVM . Please look at the TI AFE5818EVM User's Guide website. www.ti.com/.../technicaldocuments We only provide TSW1400EVM and GUI to connect and capture...

View Article

Forum Post: RE: DAC8775: Typical and minimum value of package height

Hi Sasaki-san, Only a maximum height is specified for this device. Is there a particular reason they need the typical and minimum height? I can look into this and see if we have this data. Thanks, Garrett

View Article
Browsing all 91391 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>