Hi Joannes,
Make sure all of your timing agrees with the timing diagram of Figure 1 of the datasheet. For example, you must hold CS low for 7 tosc periods ( approximately 1.7us for 4.096MHz operation) following the last high to low transition of SCLK. This is tsccs parameter from the timing diagram.
Best regards,
Bob B
