Forum Post: RE: DAC38J82EVM: Issue Synthesizing TI_204C_IP in Block Design

Hi Sundar, Kindly create a verilog wrapper around the top level. The Vivado block design flow does not support system verilog. Regards, Ameet