Hi Sundar, Yes, you can use RTL directly, but the Vivado IP integrator flow does not permit system verilog for that. If you create a verilog wrapper around the top level module and flatten all the multi-dimensional arrays, you should be able to drag and drop the new top level in the block design. Regards, Ameet
↧