I had to use the Xilinx JESD204C IP core to be backward compatible with the JESD204B because the JESD204B IP core was deprecated in the vivado version after v2022.1 (and probably a bit earlier). I think the reference project is the 40x mode because of the use of 8 lanes of one AFE and the setting of F=4
↧