Hi Eric, Why do you think the bit is not going to 1. In step 3 of the initialization sequence I am polling bit 0 of INIT_STATUS and this bit is going to 1. What could be the reason that bit 2 of 0x208 (JESD_STATUS) is not going to 1 at the end of the sequence, thus indicating that the SPLL is not locked? David
↧