Denis,
The DACCLK will need to be 400MSPS with 200MSPS of input data after 2x interpolation. The internal FIFO clocks are taken care of by the internal clock divider circuits.
There are some examples in the datasheet figures (i.e. figure 55). I will compile an applications report to help our customers understand this better.
-Kang