Hi Alex,
It is hard to read the picture, so I can't verify the timing. Can you attach the original logic analyzer plot as a picture file that has better resolution? Once we verify what is happening we can look at making the datasheet clearer.
Best regards,
Bob B