I've also tried manually performing a RESET pulse by pulling the PWDN/RESET pin to GND with a bit of wire but no luck. Also no luck increasing the wait time after RESET, decreasing the SPI clock rate, adding a delay between bytes or making sure to send SDATAC again before RREG just in case. It seems there's some life in the ADS1292R though, as it looks like MISO is being driven low ~20ns after CS is pulled low, which matches the expectations for ADS1292R set by the datasheet.
↧