Hi Giora, The latest release has been delayed to end May timeframe. The validation of this has taken longer than expected, because the core will support Versal FPGAs and the new block design based IP integrator flow. Regards, Ameet
↧
