Hello Hai Xuan, Yes, it is my understanding that the DCLK and FCLK need to be routed to clock capable pins (MRCC and SRCC) for Xilinx FPGA. Best Regards, Dan
↧
Forum Post: RE: ADC3444: is it necessary lvda adc DCLK_p/n to a fpga dedicated clock input pins ???
↧