Quantcast
Channel: Data converters
Viewing all articles
Browse latest Browse all 88967

Forum Post: RE: PCM5122 DAC as I2S master troubles with PLL mode

$
0
0

Thank you Dafydd for your help,

unfortunately I was not able to achieve the desired result, nothing comes out from my GPIO6. I have some dubts, you say to disable Auto clock set by writing a 0 to register 0x25

[quote user="Dafydd Roche"]Set Auto Clock Config Off using Page0 / Reg 37 (0x25) with data 0bXXXXXX0X (where X = do not overwrite this)[/quote]

but the datasheet reports that in order to disable the Auto clock feature I have to write a 1. Could you confirm which way is correct please?
Another thing which is not clear to me is the register to use for setting the PLL reference clock to GPIO:

[quote user="Dafydd Roche"]Set GPIO Source for PLL Reference CLK to GPIO using Page 0 /Reg 18 (0x08) with the data 0b00000010[/quote] 

is it register 18 or 0x08 or another?
In your opinion, after setting these register values should I expect immediately something out from GPIO6 or do I need at least to enable the PLL (register 4 set to 1)?

Thanks a lot for your assistance

Regards

Marco
 


Viewing all articles
Browse latest Browse all 88967

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>