Mr Kasmis -
If the device was set to external, you must supply both the master clock to the ADC (CLK) AND SPI interface clock (SCLK) to read the data.
Figure 3 timing specs with respect to the clocks also need to be met; it may have been a slight difference in timing.