Hi Brian,
The practical limit will be more of a function on how many GPIO lines are availble from your controller for CS. With respect to the communication, routing path and speed of the SCLK will be a factor to maintain the correct phase relationship of the clock to the data out of the ADS1118. This would relate to layout/cabling of the system as well.
Best regards,
Bob B