That doc helps explain a few things but the problem is our AIC chip is embedded onto a daughter card and there isn't room to add new hardware.
We are also finding that the NIOS II overhead may be too large for us to do polling since we are maxing out the lrcout clock to 20Mhz.
If you have any suggestions it would be greatly appreciated. I've posted to Altera forums but haven't heard back.