Hi Kawai,
The burst clock would be fine, but the RD input needs to see the falling SCLK edge while it is in the high state. Your diagram shows it as (essentially) high for the same period of time that the SCLK is high - if you can stretch that to a point where it is high 2x as long as SCLK, that should work.