Fixed. I'm not exactly sure what the solution was. I think it probably is that it takes longer for the clock circuitry to warm up and for the FPGA to lock on the clock signal than I had previously thought, so my code was timing out before the system was ready. But it works great now.
↧