Hi,
The PLL lock only outputs DC level as indicator for the PLL status in PLL mode. You may refer to Figure 46, the block diagram of the PLL circuit. The PLLAVDD powers the mux for the PLLStatus. In PLL mode, the mux output is only PLL status.
-Kang
↧
